CD54HCT573...F PACKAGE CD74HCT573...E OR M PACKAGE

(TOP VIEW)

OE

1D 1 2

2D 🛛 3

3D 🛛 4

4D 🛛 5

5D 🛛 6

7D 🛛 8

8D 🛛 9

GND 10

6D 🛛 7

SCLS455A - FEBRUARY 2001 - REVISED MAY 2003

20 Vcc

19 1Q

18 2Q

17 3Q

16 4Q

15 5Q

13 7Q

12 8Q

11 ILE

14 6Q

- 4.5-V to 5.5-V V_{CC} Operation
- Wide Operating Temperature Range of -55°C to 125°C
- Balanced Propagation Delays and Transition Times
- Standard Outputs Drive Up To 10 LS-TTL Loads
- Significant Power Reduction Compared to LS-TTL Logic ICs
- Inputs Are TTL-Voltage Compatible

description/ordering information

The 'HCT573 devices are octal transparent D-type latches. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is low, the Q outputs are latched at the logic levels of the D inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

TA	PAC	KAGE [†]	ORDERABLE PART NUMBER	TOP-SIDE MARKING					
	PDIP – E	Tube	CD74HCT573E	CD74HCT573E					
–55°C to 125°C	SOIC – M	Tube	CD74HCT573M	HCT573M					
-55 C 10 125 C	30IC - M	Tape and reel	CD74HCT573M96						
	CDIP – F	Tube	CD54HCT573F3A	CD54HCT573F3A					

ORDERING INFORMATION

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 2003, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

1

SCLS455A - FEBRUARY 2001 - REVISED MAY 2003

FUNCTION TABLE (each latch)								
	INPUTS		OUTPUT					
OE	LE	D	Q					
L	Н	Н	Н					
L	н	L	L					
L	L	Х	Q ₀ Z					
Н	Х	Х	Z					

logic diagram (positive logic)



To Seven Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$) (see Note 1)	
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC}) (see Note 1)	±20 mA
Continuous output drain current per output, $I_O (V_O = 0 \text{ to } V_{CC})$	±35 mA
Continuous output source or sink current per output, $I_O (V_O = 0 \text{ to } V_{CC})$	±25 mA
Continuous current through V _{CC} or GND	±50 mA
Package thermal impedance, θ_{JA} (see Note 2): E package	69°C/W
M package	58°C/W
Storage temperature range, T _{stg}	−65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.



SCLS455A - FEBRUARY 2001 - REVISED MAY 2003

recommended operating conditions (see Note 3)

		T _A = 2	25°C	T _A = - TO 12		T _A = −40°C TO 85°C		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
VCC	Supply voltage	4.5	5.5	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2		2		2		V
VIL	Low-level input voltage		0.8		0.8		0.8	V
٧I	Input voltage		VCC		VCC		VCC	V
Vo	Output voltage		VCC		VCC		VCC	V
$\Delta t/\Delta v$	Input transition rise or fall rate		500		500		500	ns

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		Vcc	T _A = 25°C		T _A = −55°C TO 125°C		T _A = −40°C TO 85°C		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	
Vau	VI = VIH or VIL	I _{OH} = -20 μA	4.5 V	4.4		4.4		4.4		V
VOH		I _{OH} = -6 mA	4.5 V	3.98		3.7		3.84		v
Vei	VI = VIH or VIL	I _{OL} = 20 μA	4.5 V		0.1		0.1		0.1	V
VOL	VI = VIH OL VIL	I _{OL} = 6 mA	4.5 V		0.26		0.4		0.33	v
Ц	$V_{I} = V_{CC} \text{ or } 0$		5.5 V		±0.1		±1		±1	μΑ
loz	$V_{O} = V_{CC} \text{ or } 0$		5.5 V		±0.5		±10		±5	μΑ
Icc	$V_{I} = V_{CC} \text{ or } 0,$	I _O = 0	5.5 V		8		160		80	μΑ
∆lCC‡	One input at V _{CC} – 2.	.1 V, Other inputs at 0 or V_{CC}	4.5 V to 5.5 V		360		490		450	μΑ
Ci					10		10		10	pF
Co					10		10		10	pF

‡Additional quiescent supply current per input pin, TTL inputs high, 1 unit load. For dual-supply systems, theoretical worst-case $(V_I = 2.4 \text{ V}, V_{CC} = 5.5 \text{ V})$ specification is 1.8 mA.

		.04	DING	IADL
IN	PUT	U	NIT LO	DAD
(DE		1.25	
Ar	ny D		0.3	
I	E		0.65	
	load		ΔI_{CC}	
spec	ified	in	eleo	ctrical
characteristi			table	(e.g.,

HCT INPUT LOADING TABLE

360 μA max at 25°C).



SCLS455A - FEBRUARY 2001 - REVISED MAY 2003

timing requirements over recommended operating free-air temperature range, V_{CC} = 4.5 V (unless otherwise noted) (see Figure 1)

		T _A = 2	25°C	T _A = - TO 12	-55°C 25°C	T _A = −40°C TO 85°C		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
tw	Pulse duration, LE high	16		24		20		ns
t _{su}	Setup time, data before LE \downarrow	13		20		16		ns
th	Hold time, data after LE \downarrow	10		15		13		ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 4.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T _A = 25°C	T _A = −55°C TO 125°C	T _A = −40°C TO 85°C	UNIT	
		(001F01)	CAFACITANCE	MIN MAX	MIN MAX	MIN MAX		
• .	D	Q	$C_{\rm L} = 50 \rm pE$	35	53	44	ns	
^t pd	LE	Y	Q	C _L = 50 pF	35	53	44	115
t _{en}	OE	Q	C _L = 50 pF	35	53	44	ns	
^t dis	OE	Q	C _L = 50 pF	35	53	44	ns	
tt		Q	C _L = 50 pF	12	18	15	ns	


operating characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER	TYP	UNIT
Cpd	Power dissipation capacitance	53	pF



SCLS455A - FEBRUARY 2001 - REVISED MAY 2003





- NOTES: A. CL includes probe and test-fixture capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
 Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following
 - characteristics: PRR \leq 1 MHz, Z_Q = 50 Ω , t_f = 6 ns. t_f = 6 ns.
 - D. For clock inputs, f_{max} is measured with the input duty cycle at 50%.
 - E. The outputs are measured one at a time with one input transition per measurement.
 - F. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - G. t_{PZL} and t_{PZH} are the same as t_{en} .
 - H. tpLH and tpHL are the same as t_{pd} .

