- SN74LS64X-1 Versions Rated at I<sub>OL</sub> of 48 mA
- Bi-directional Bus Transceivers in High-Density 20-Pin Packages
- Hysteresis at Bus Inputs Improves Noise Margins
- Choice of True or Inverting Logic
- Choice of 3-State or Open-Collector Outputs

DEVICE	OUTPUT	LOGIC
'LS640	3-State	Inverting
'LS641	Open-Collector	True
'LS642	Open-Collector	Inverting
'LS644	Open-Collector	True and inverting
'LS645	3-State	True

### description

These octal bus transceivers are designed for asynchronous two-way communication between data buses. The devices transmit data from the A bus to the B bus or from the B bus to the A bus depending upon the level at the direction control (DIR) input. The enable input  $\overline{(G)}$  can be used to disable the device so the buses are effectively isolated.


The -1 versions of the SN74LS640 thru SN74LS642, SN74LS644, and SN74LS645 are identical to the standard versions except that the recommended maximum I<sub>QL</sub> is increased to 48 milliamperes. There are no -1 versions of the SN54LS640 thru SN54LS642, SN54LS644, and SN54LS645.

The SN54LS640 thru SN54LS642, SN54LS644, and SN54LS645 are characterized for operation over the full military temperature range of  $-55\,^{\circ}\text{C}$  to  $125\,^{\circ}\text{C}$ . The SN74LS640 thru SN74LS642, SN74LS644, and SN74LS645 are characterized for operation from  $0\,^{\circ}\text{C}$  to  $70\,^{\circ}\text{C}$ .

SN54LS'...J PACKAGE SN74LS'...DW OR N PACKAGE (TOP VIEW)

DIR[	1 (	20	Dvcc
A1[	2	19	□G
A2[	3	18	<b>□</b> B1
A3[	4	17	<b>□</b> B2
A4[	5	16	<b>□</b> B3
A5[	6	15	<b>□</b> B4
A6[	7	14	<b>□</b> B5
A7[	8	13	<b>□</b> в6
A8[	9	12	B7
GND	10	11	<b>□</b> B8
			•

SN54LS' . . . FK PACKAGE (TOP VIEW)




**FUNCTION TABLE** 

CO	NTROL		OPERATION	
IN	PUTS	'LS640	'LS641	0.0044
G	DIR	'LS642	'LS645	'LS644
L	L	B data to A bus	B data to A bus	B data to A bus
L	Н	A data to B bus	A data to B bus	Ā data to B bus
Н	X	Isolation	Isolation	Isolation

H = high level, L= low level, X = irrelevant

SDLS189 - APRIL 1979 - REVISED MARCH 1988


### logic symbols†




 $<sup>^\</sup>dagger$  These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, J, and N packages.





### logic diagrams (positive logic)
















## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	7 V
Input voltage: All inputs	
I/O ports	5 V
Operating free-air temperature range: SN54LS640, SN54LS64555°C to 125	5°C
SN74LS640, SN74LS645 0 °C to 70	)°C
Storage temperature range	)°C

NOTE 1: Voltage values are with respect to network ground terminal.

### recommended operating conditions

	PARAMETER		N54LS6			N74LS6 N74LS6		UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
$V_{IH}$	High-Ivel input voltage	2			2		· · · · · · · · · · · · · · · · · · ·	V
٧١Ļ	Low-level input voltage			0.5			0.6	V
lон	High-level output current			12			<b>– 15</b>	mA
loL	Low-level output current			12			24	
	·						48†	mA
TA	Operating free-air temperature	- 55		125	0		70	°C

<sup>&</sup>lt;sup>†</sup>The 48-mA limit applies for the SN74LS640-1 and SN74LS645-1 only.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

P	PARAMETER	ТЕ	ST CONDITION	S‡		N54LS6 N54LS6			N74LS6		UNIT
					MIN	TYP§	MAX	MIN	TYP§	MAX	
VIK		V <sub>CC</sub> = MIN,	$I_1 = -18 \text{ mA}$				- 1.5			- 1.5	V
Hyste (V <sub>T+</sub> –		V <sub>CC</sub> = MIN,		A or B input	0.1	0.4		0.2	0.4		٧
Voн		V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,	I <sub>OH</sub> = -3 mA	2.4	3.4		2.4	3.4		
VOH		VIL = MAX		IOH = MAX	2			2			1
		V <sub>CC</sub> = MIN,	V = 2 V	I <sub>OL</sub> = 12 mA		0.25	0.4		0.25	0.4	
VOL		V <sub>IL</sub> = MAX	VIH 2 V,	IOL = 24 mA					0.35	0.5	1 v
				IOL = 48 mA#					0.4	0.5	1
lozh		V <sub>CC</sub> = MAX,		V <sub>O</sub> = 2.7 V			20			20	μΑ
lozL		V <sub>CC</sub> = MAX,	$\overline{\mathbb{G}}$ at 2 V,	V <sub>O</sub> = 0.4 V			- 0.4			- 0.4	mA
l <sub>l</sub>	A or B	V <sub>CC</sub> = MAX		V <sub>1</sub> = 5.5 V			0.1			0.1	
'1	DIR or G	VCC WAX		V <sub>1</sub> = 7 V			0.1			0.1	mA
IH		V <sub>CC</sub> = MAX,	V <sub>IH</sub> = 2.7 V				20			20	μΑ
L		V <sub>CC</sub> = MAX,	V <sub>IL</sub> = 0.4 V				- 0.4			- 0.4	mA
los¶		V <sub>CC</sub> = MAX			- 40		- 225	- 40		- 225	mA
	Outputs high					48	70		48	70	
Icc	Outputs low	$V_{CC} = MAX$ ,	Outputs open			62	90		62	90	mA
	Outputs at Hi-Z					64	95		64	95	1

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>\*</sup>The 48-mA condition applies for the SN74LS640-1 and SN74LS645-1 only.



 $<sup>^{\</sup>S}$ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.


Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

# switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25 \,^{\circ}\text{C}$

	PARAMETER	FROM	TO	TEST	′LS64	10, 'LS6	640-1	'LS64	5, 'LS6	45-1	UNIT
	PARAMETER	(INPUT)	(OUTPUT)	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
10	Propagation delay time,	Α	В			6	10		8	15	
tPLH	low-to-high-level output	В	Α	1		6	10		8	15	ns
tou	Propagation delay time,	Α	В	$C_1 = 45  pF$		8	15		11	15	
tPHL	high-to-low-level output	В	А	-		8	15		11	15	ns
100	Output enable time to	G	Α	$R_L = 667 \Omega$ , See Note 2		31	40		31	40	
tPZL	low level	G	В	See Note 2		31	40		31	40	ns
+	Output enable time to	G	А			23	40		26	40	
tPZH	high level	G	В			23	40		26	40	ns
+	Output disable time	Ğ	Α	C F - F		15	25		15	25	
<sup>t</sup> PLZ	from low level	G	В	$C_L = 5 pF$ ,	· ·	15	25		15	25	ns
tm	Output disable time	G	Α	$R_L = 667 \Omega$ ,		15	25		15	25	
tPHZ	from high level	G	В	See Note 2		15	25		15	25	ns


NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

### schematics of inputs and outputs



### SDLS189 - APRIL 1979 - REVISED MARCH 1988

### TYPICAL CHARACTERISTICS






FIGURE 1

# SN54LS' NONINVERTING OUTPUT VOLTAGE




FIGURE 3

### SN74LS' INVERTING OUTPUT VOLTAGE




FIGURE 2

### SN74LS' NONINVERTING OUTPUT VOLTAGE




FIGURE 4



# SN54LS641, SN54LS642, SN54LS644 SN74LS641, SN74LS642, SN74LS644 OCTAL BUS TRANSCEIVRS WITH OPEN-COLLECTOR OUTPUTS

SDLS189 - APRIL 1979 - REVISED MARCH 1988

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)		
Input voltage: All inputs and I/O port	s	
Operating free-air temperature range:	SN54LS641, SN54LS642, SN54LS644	– 55° C to 125° C
	SN74LS641, SN74LS642, SN74LS644	
Storage temperature range	***********	– 65° C to 150° C

NOTE 1: Voltage values are with respect to network ground terminal.

### recommended operating conditions

	PARAMETER		SN54LS SN54LS SN54LS	642	s	N74LS6 N74LS6 N74LS6	642	UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	1
Vcc	Supply voltage	4.5 5 5.5		4.75	5	5.25	V	
$V_{IH}$	High-level input voltage	2		****	2			V
VIL	Low-level input voltage		0.5			0.6		V
۷он	High-level output voltage			5.5			5.5	V
loL	Low-level output current			12			24	
.0L	work for or output outfort						48 §	mA
TA	Operating free-air temperature	- 55		125	0		70	°C

The 48 mA limit applies for the SN74LS641-1, SN74LS642-1, and SN74LS644-1 only.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CO	NDITIONS†	s	N54LS6 N54LS6 N54LS6	642	s	N74LS6 N74LS6	42	UNIT
				MIN		MAX	MIN		MAX	
VIK		V <sub>CC</sub> = MIN,	I <sub>I</sub> = - 18 mA			- 1.5			- 1.5	V
Hysteres (V <sub>T+</sub> – V-		V <sub>CC</sub> = MIN,	A or B input	0.1	0.4		0.2	0.4		V
lон		V <sub>CC</sub> = MIN, V <sub>IL</sub> = MAX,	V <sub>IH</sub> = 2 V, V <sub>OH</sub> = 5.5 V			0.1			0.1	mA
		V <sub>CC</sub> = MIN,	I <sub>OL</sub> = 12 mA		0.25	0.4		0.25	0.4	
VOL		V <sub>1H</sub> = 2 V,	I <sub>OL</sub> = 24 mA					0.35	0.5	V
		VIL = MAX	I <sub>OL</sub> = 48 mA §		···········			0.4	0.5	1
11	A or B	V <sub>CC</sub> = MAX	V <sub>1</sub> = 5.5 V			0.1			0.1	
- 1	DIR or G	· CC IMAX	V <sub>1</sub> = 7 V			0.1			0.1	mA
ΉΗ		V <sub>CC</sub> = MAX,	V <sub>I</sub> = 2.7 V			20			20	μА
IIL.		V <sub>CC</sub> = MAX,	V <sub>1</sub> = 0.4 V			- 0.4			- 0.4	mA
	Outputs high				48	70		48	70	
Icc	Outputs low	V <sub>CC</sub> = MAX,	Outputs open		62	90		62	90	mA
	Outputs at Hi-Z				64	95		64	95	

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ} \text{C}$ .

<sup>§</sup>The 48 mA condition applies for the SN74LS641-1, SN74LS642-1, and SN74LS644-1 only.

: 25°C
", TA =
CC = 2 \
s at V(
cteristic
y chara
switching

PARAMETER	FROM	10	TECT CONDITIONS	'LS641, 'LS641-1	141-1	'LS642, 'LS642-1	642-1	'LS644, 'LS644-1	S644-1	
	(INPUT)	(OUTPUT)	ESI CONDITIONS	Z	TYP MAX	MIN TYP MAX	MAX	MIN TYP	MAX	
Propagation delay time,	٨	В		17	25	19	25	17	25	
PLM low-to-high-level output	В	٧.		17	25	19	25	19	25	S.
Propagation delay time,	۷	8	, d. C.	16	25	14	25	14	25	
PAL high-to-low-level output	В	Α	0 867.0	16	25	14	25	16	25	2
Output disable time	G, DIR	٨	nL = 00/ 32,	23	40	26	40	26	40	
PLH from low level	Ğ, DIR	В		25	40	28	40	25	40	su
Output enable time	G, DIR	٨	Z aloni aac	34	50	43	9	43	09	
that from high level	<u>ਰ</u> , ਹਾਸ	В		37	20	39	9	37	20	SL

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

# schematics of inputs and outputs

